Abstract-A 30-GHz integrated subharmonic mixer based on a single graphene field-effect transistor (G-FET) has been designed, fabricated, and characterized. The mixer is realized in microstrip technology on a 250-m-high-resistivity silicon substrate. In order to enhance the current on-off ratio, the G-FET utilizes a channel consisting of an array of bow-tie structured graphene, yielding a current on-off ratio of 7. A conversion loss (CL) of 19 1 dB over the frequency range of 24-31 GHz is obtained with a local oscillator (LO) to RF isolation better than 20 dB at an LO power of 10 dBm. The overall minimum CL is 18 dB at 27 GHz. The mixer has a 3 GHz 1-dB IF bandwidth, which is achieved with a fixed LO signal of 15 GHz. The mixer linearity is characterized and the highest third-order intercept point is measured to be 12.8 dBm.
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I. INTRODUCTION
G RAPHENE, a single layer of carbon atoms, has extremly high intrinsic carrier mobility and high carrier saturation velocity [1] , which identifies it as a potential material for high-frequency electronics, especially at millimeter and submillimeter wave. The term "millimeter waves" generally refers to frequencies in the range of 30-300 GHz. Applications in this frequency range have traditionally been limited to radiometers for use in radio astronomy [2] . On the other hand, applications in high-speed data communications [3] and imaging [4] are predicted to rapidly become important. For these applications, having a silicon compatible technology is a great advantage since it allows the integration of RF and digital circuits on a single chip. Graphene is compatible with silicon, which makes graphene-based circuits a potential candidate for the above emerging applications.
There have been considerable efforts to develop high-frequency devices and circuits based on graphene field-effect transistors (G-FETs) [5] . Up to now, the demonstrated high-frequency capabilities are far from the intrinsic potential with the highest reported extrinsic and of 55 GHz [6] and [13] , which are the state-of-the-art in term of CL; and 6) a direct signal detector with a responsivity of 33-71 V/W at 2-110 GHz [14] . As can be seen, the operating frequencies of the presented devices and circuits, except the one in [14] , are limited to a few gigahertz, which is far below the potential of graphene. Therefore, increasing the operating frequency of the G-FET-based circuits is essential in order to exploit the exceptional properties of graphene. Moreover, the demonstrated G-FET-based circuits generally have poor performance. This is mainly due to a low current on-off ratio in the G-FETs originating from the lack of bandgap in large-area graphene, as well as the current high levels of contact and access resistances. For resistive mixers, a higher current on-off ratio results in a lower CL, and for amplifiers, it leads to a lower output conductance, and consequently, a higher gain can be achieved. Hence, increasing this parameter is an essential step. Moreover, in order to have less parasitics and more bandwidth at higher frequencies, a monolithic microwave integrated circuit (MMIC) is advantageous [15] .
In this paper, we demonstrate the first G-FET-based integrated circuit (IC) in microstrip technology. The circuit is a subharmonic resistive mixer. This type of mixer utilizes the unique electron-hole duality feature of graphene and has a great potential for very compact heterodyne detectors [11] , [12] . In this design, in order to achieve a higher current on-off ratio and proper impedance levels, the G-FET channel is patterned in the form of an array of bow-tie structures. As part of the circuit design, a harmonic-balance load-pull simulation method is used to obtain the optimum mixer's embedding impedances. The mixer is characterized over the frequency range of 20-35 GHz. Moreover, the mixer linearity is examind by the third-order intercept point IIP3 and 1-dB compression point.
II. MIXER DESIGN AND FABRICATION

A. G-FET Design and Fabrication
In resistive mixers, a field-effect transistor (FET) channel is used as a time-varying resistor, . In [16] , it was shown that the CL of resistive mixers is essentially proportional to , where is the reflection coefficient seen 0018-9480/$31.00 © 2013 IEEE from the drain of the FET. Due to that, the G-FET design was focused on increasing the device current on-off ratio, as well as getting proper impedance levels, i.e., and , where is the line impedance. Moreover, a symmetrical transfer characteristic is required for subharmonic mixing [11] .
Due to the lack of bandgap in large-area graphene, G-FETs have a low current on-off ratio. This becomes more critical as the gate length decreases. Recently, it has been demonstrated that by forming a G-FET channel in a "bow-tie" structure, called a nanoconstriction, high current on-off ratios (10-10 ) for the G-FET channel can be achieved [17] . Specifically, since the width of the contact and access area is more than that of the channel, a higher ratio is achievable. A device with a narrower constriction gives a higher on-off ratio. However, this generally leads to G-FETs with an asymmetrical transfer characteristic due to edge effects [17] . For a subharmonic G-FET mixer, a symmetrical transfer characteristic is required. Consequently, a constriction width of 100-150 nm is suitable, which can result in an on-off ratio of 10, as well as a symmetrical transfer characteristic. Moreover, the impedance levels of the on-state of such structures are much higher than the circuit embedding impedance, e.g., -k . Therefore, an array of such structures shown in Fig. 1(a) is needed to lower the impedance level. As described in [16] , the optimum embedding impedance can be estimated by , and from a circuit point [19] of view, it is more convenient to have close to 50 . By assuming , we can attain a by utilizing about 100 parallel bow-tie structures as the G-FET channels. In addition, since in this structure about half of the graphene in the channels is etched, the total gate capacitance is reduced approximately by a factor of 2. This improves the high-frequency performance of the G-FET.
The G-FET was fabricated on a graphene flake 40 5 m produced by mechanical exfoliation on 300-nm silicon-dioxide film, thermally grown on a high-resistive k cm silicon substrate. By measuring the changes in the reflectance of green light, it was confirmed that the exfoliated flake was a single layer of graphene [18] . The fabrication process is the same as in [8] , except that one more ebeam lithography and oxygen plasma etching (at 10-mtorr pressure) step was added to pattern the channel structure. Fig. 1(b) shows the channel structure before gate-dielectric deposition. The constriction widths are about 100-130 nm. The complete fabricated G-FET is shown in Fig. 1(c) . The device has a gate length of 0.5 m and the distance between source and drain contacts is 0.7 m. In order to fit the measured data, the gate width should be set to 15 m, while the device has a contact width of 70 m 2 35 m . Fig. 2 the switching time. This can be estimated by the time constant of the device. Since F cm , we can obtain a 3-dB cutoff frequency of GHz. In the above expression, corresponds the on-state resistance. Due to the electron-hole duality of the graphene channel [20] , the on and off states varies with twice gate swing frequency, and consequently, the mixer operates subharmonically.
In resistive mixers, the FET is used as a variable resistance controlled by the gate voltage. In order to have a linear mixer, the output characteristic of the FET should be linear for all gate voltages. As can be seen in Fig. 3 , the characteristic is approximately linear at low for the entire gate voltage.
B. Circuit Design and Fabrication
The mixer is designed at 30 GHz. For estimating the optimum embedding impedances, harmonic-balance load-pull simulations were carried out in a standard circuit simulator [Agilent Advanced Design System (ADS)] by utilizing the large-signal model proposed in [19] . Fig. 4 shows contour plots of simulated CL for GHz, GHz, and MHz at dBm. In this figure, the inner contours are for and the outer contours are for dB (0.5-dB step). As can be seen, the optimum RF and LO embedding impedances are close to . Moreover, by relaxing the condition on the CL, dB, the mixer can be realized by a simpler circuit.
The schematic of the designed subharmonic resistive mixer is shown in Fig. 5 and the corresponding embedding impedances are depicted in Fig. 4 . The LO and RF signals are applied through coupled line filters to the gate and drain of the G-FET, respectively. Since , the RF (LO) signal is in the stopband of the LO (RF) filter, and therefore, a considerable RF-LO rejection is expected. The IF filter consists of an open stub instead of lumped elements to block the RF signal. The stub version of the filter has lower loss due to less parasitic elements and also it leads to much simpler fabrication steps. Since , the IF filter does not significantly attenuate the LO signal. However, as described in [21] , this type of IF filter gives a wideband IF signal. Finally, a dc voltage is needed to bias the gate at the voltage of minimum conductivity . The mixer circuit was realized in microstrip technology. Although it needs backside processing, such as wafer thinning and via-hole etchings, these types of processing are well known for silicon substrates. The microstrip technology typically has lower loss than coplanar-waveguide technology. Moreover, it does not need air bridges and is based on verified models within standard circuit simulator softwares. The silicon substrate was thinned from the backside to 250 m by deep reactive ion etching. The circuit was added to the fabricated G-FET by a photolithography process and e-gun evaporation of Ti(20 nm)/Au (1 m). The through-substrate via-holes with tapered sidewall for achieve proper ground were etched by a modified Bosch process [22] . Finally, via-holes were metallized by magnetron sputter deposition with Ti(20 nm)/Au(600 nm). The mixer layout on the chip is shown in Fig. 6 . The chip measures 3.4 3.2 mm .
III. RESULTS
The subharmonic mixer was biased at V and was characterized between 20-35-GHz frequency with Agilent signal generators (E8257C, 83650B) and spectrum analyzer (8565EC). The default values for IF frequency and LO power were 100 MHz and 10 dBm, respectively. The mixer CL was measured to be 19 1 dB over the frequency range of 24-31 GHz and the overall minimum CL is 18 dB at 27 GHz (Fig. 7) . The LO-RF and RF-IF isolations are better than 20 dB and the LO-IF isolation is about 12 dB for the same frequency range. The mixer CL at 30-GHz RF frequency versus LO power levels was measured and is shown in Fig. 8 . As can be seen, the CL at high LO power approaches 18 dB. This value of CL is only 3.8 dB higher than the minimum CL (14.2 dB) that can be achieved from subharmonic resistive G-FET mixers, as predicted in [23] . The minimum theoretical value is higher than that of conventional mixers and it is due to the smooth transition between the on and off states and unequal duty-cycle for these states (Fig. 2) . Moreover, by deviating from , the CL increases rapidly, as shown in Fig. 9 . Fig. 10 is the measured CL versus IF frequency with GHz. The mixer exibits a 3-GHz 1-dB IF bandwidth. The mixer linearity is characterized by , as well as IIP3. The former was measured by increasing up to 2 dBm at 30 GHz ( Fig. 11) . The 1-dB compression point was measured to be 3 dBm. The latter was measured with two tones separated by 20 MHz (Fig. 12) . RF signals were applied on the RF port with an external standard power combiner and the first-and third-order IF tones were measured and the IIP3 figure was extrapolated. Table II shows the extracted IIP3 from the measured and simulated data for different LO power levels. The performance of the demonstrated mixers based on G-FETs and this work is shown in Table III . In addition, the comparison between the demonstrated mixer and mixers based on mature technologies at RF frequency of about 30 GHz is presented in Table IV . As can be seen, further development is needed in order to approach the performance of mixers based on well-established technologies. In this design, for the sake of fabrication simplicity, distributed coupled line filters are used, which makes the mixer size relatively large. However, at higher frequencies GHz , using this type of filters is more beneficial. In addition, since G-FET subharmonic TABLE II  IIP3 VERSUS   TABLE III  COMPARISON OF THE G-FET-BASED MIXERS   TABLE IV  COMPARISON OF THE G-FET SUBHARMONIC MIXER WITH  OTHER RESISTIVE FET MIXERS AT 30 GHz resistive mixers do not need a balun at the LO port, contrary to conventional mixers [29] , more compact mixers can be achieved.
IV. CONCLUSION
A 30-GHz integrated subharmonic resistive mixer based on a G-FET has been realized in microstrip technology on a 250-m high-resistivity silicon substrate. In order to simultaneously have proper impedance levels and a suitable on-off ratio, the G-FET utilizes a channel consisting of an array of bow-tie structured graphene. A harmonic-balance load-pull simulation approach is used to find the proper embedding impedances. The mixer has a CL of 19 1 dB over the frequency range of 24-31 GHz with an LO to RF isolation better than 20 dB at an LO power of 10 dBm. The result is the state-of-the-art among the G-FET-based mixers in terms of performance and operating frequency. In addition, the mixer has a wide IF bandwidth of dc-3 GHz and it is fairly linear, which is shown by a measured IIP3 figure as high as 12.8 dBm.
In order to compete with mature technologies, further device developement is required. One possible way could be to engineer the shape of nanoconstrictions in a way that the G-FET transfer characteristic has a sharp transition between the on and off states. Moreover, due to the unintentional doping, which is generated during the fabrication process, deviates from zero voltage, and therefore, a dc bias is needed. If the process is developed in a way that V, the mixer operates unbiased, and hence, requires no bias circuitry. This feature, together with no need for a balun at the LO port, makes G-FET subharmonic mixers a potential candidate for compact heterodyne array detectors. 
